

TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

1,048,576-WORD × 16-BIT FAST PAGE DYNAMIC RAM

DESCRIPTION

The TC5118160CJ/CFT is a fast page dynamic RAM organized as 1,048,576 words by 16 bits. The TC5118160CJ/CFT utilizes TOSHIBA's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5118160CJ/CFT to be packaged in a 42-pin plastic SOJ or a 50-pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. Other features include a single power supply of 5 V ± 10% tolerance and direct interfacing with high performance logic families such as Schottky TTL.

FEATURES

- 1,048,576-word by 16-bit organization
- Fast access time and cycle time
- Single power supply of 5 V ± 10% with a built-in V_{BB} generator
- Low-power dissipation (max)
 - Operating: 1237 mW (50 ns type)
 - : 1018 mW (60 ns type)
 - Stand by : 5.5 mW (both devices)
- Unlatched outputs at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS-before-RAS refresh, RAS-Only refresh, Hidden refresh and Fast Page mode capability
- All inputs and outputs TTL-compatible
- 1024 refresh cycles per 16 ms
- Package
 - CJ : SOJ42-P-400-1.27, 1.66 grams
 - CFT: TSOP 50/44-P-400-0.80, 0.53 grams

		TC5118160CJ/CFT	
		-50	-60
t_{RAC}	RAS Access Time	50 ns	60 ns
t_{AA}	Column Address Access Time	25 ns	30 ns
t_{CAC}	CAS Access Time	13 ns	15 ns
t_{RC}	Cycle Time	90 ns	110 ns
t_{PC}	Fast Page Mode Cycle Time	35 ns	40 ns

PIN ASSIGNMENT (TOP VIEW)


Plastic SOJ				Plastic TSOP			
V_{CC}	1	42	V_{SS}	V_{CC}	1	50	V_{SS}
I/O1	2	41	I/O16	I/O1	2	49	I/O16
I/O2	3	40	I/O15	I/O2	3	48	I/O15
I/O3	4	39	I/O14	I/O3	4	47	I/O14
I/O4	5	38	I/O13	I/O4	5	46	I/O13
V_{CC}	6	37	V_{SS}	V_{CC}	6	45	V_{SS}
I/O5	7	36	I/O12	I/O5	7	44	I/O12
I/O6	8	35	I/O11	I/O6	8	43	I/O11
I/O7	9	34	I/O10	I/O7	9	42	I/O10
I/O8	10	33	I/O9	I/O8	10	41	I/O9
NC	11	32	NC	NC	11	40	NC
NC	12	31	LCAS	NC	15	36	NC
WE	13	30	UCAS	NC	16	35	LCAS
RAS	14	29	OE	WE	17	34	UCAS
NC	15	28	A9	RAS	18	33	OE
NC	16	27	A8	NC	19	32	A9
A0	17	26	A7	NC	20	31	A8
A1	18	25	A6	A0	21	30	A7
A2	19	24	A5	A1	22	29	A6
A3	20	23	A4	A2	23	28	A5
V_{CC}	21	22	V_{SS}	A3	24	27	A4
				V_{CC}	25	26	V_{SS}

PIN NAMES

A0 to A9	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe /Upper Byte Control
LCAS	Column Address Strobe /Lower Byte Control
WE	Write Enable
OE	Output Enable
I/O1 to I/O16	Data Input/Output
V_{CC}	Power (+ 5 V)
V_{SS}	Ground
N.C.	No Connection

961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTES
Input Voltage	V_{IN}	- 0.5 to $V_{CC} + 0.5$	V	1
Output Voltage	V_{OUT}	- 0.5 to $V_{CC} + 0.5$	V	1
Power Supply Voltage	V_{CC}	- 0.5 to 7	V	1
Operating Temperature	T_{OPR}	0 to 70	°C	1
Storage Temperature	T_{STG}	- 55 to 150	°C	1
Soldering Temperature (10 s)	T_{SOLDER}	260	°C	1
Power Dissipation	P_D	1.6	W	1
Short Circuit Output Current	I_{OUT}	50	mA	1

DC RECOMMENDED OPERATING CONDITIONS ($T_a = 0^\circ$ to 70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	–	$V_{CC} + 0.5^*$	V	2
V_{IL}	Input Low Voltage	- 0.5**	–	0.8	V	2

* $V_{CC} + 2.0\text{ V}$ at pulse width $\leq 20\text{ ns}$. (pulse width is measured at V_{CC})

** - 2.0 V at pulse width $\leq 20\text{ ns}$. (pulse width is measured at V_{SS})

DC CHARACTERISTICS ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0^\circ \text{ to } 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current ($\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$, Address Cycling: $t_{RC} = t_{RC \text{ min}}$)	TC5118160CJ/CFT-50	–	225	mA 3, 4, 5
		TC5118160CJ/CFT-60	–	185	
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($RAS = \overline{UCAS} = \overline{LCAS} = V_{IH}$)	–	2	mA	
I_{CC3}	$\overline{RAS}$ -ONLY REFRESH CURRENT Average Power Supply Current, $\overline{RAS}$ -Only Mode ($\overline{RAS}$ Cycling, $\overline{UCAS} = \overline{LCAS} = V_{IH}$; $t_{RC} = t_{RC \text{ min}}$)	TC5118160CJ/CFT-50	–	225	mA 3, 5
		TC5118160CJ/CFT-60	–	185	
I_{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($RAS = V_{IL}$, $\overline{UCAS}$, $\overline{LCAS}$, Address Cycling: $t_{PC} = t_{PC \text{ min}}$)	TC5118160CJ/CFT-50	–	100	mA 3, 4, 5
		TC5118160CJ/CFT-60	–	90	
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($RAS = \overline{UCAS} = \overline{LCAS} = V_{CC} - 0.2\text{ V}$)	–	1	mA	
I_{CC6}	$\overline{CAS}$ -BEFORE- $\overline{RAS}$ REFRESH CURRENT Average Power Supply Current, $\overline{CAS}$ -Before- $\overline{RAS}$ Mode ($\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$ Cycling: $t_{RC} = t_{RC \text{ min}}$)	TC5118160CJ/CFT-50	–	225	mA 3, 5
		TC5118160CJ/CFT-60	–	185	
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0\text{ V} \leq V_{IN} \leq V_{CC}$, All Other Pins Not under Test = 0 V)	– 10	10	μA	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} Is disabled, $0\text{ V} \leq V_{OUT} \leq V_{CC}$)	– 10	10	μA	
V_{OH}	OUTPUT LEVEL Output H Level Voltage ($I_{OUT} = -5\text{ mA}$)	2.4	–	V	
V_{OL}	OUTPUT LEVEL Output L Level Voltage ($I_{OUT} = 4.2\text{ mA}$)	–	0.4	V	

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(V_{CC} = 5 V ± 10%, Ta = 0° to 70°C) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC5118160CJ/CFT				UNIT	NOTES
		-50		-60			
		MIN	MAX	MIN	MAX		
t _{RC}	Random Read or Write Cycle Time	90	–	110	–	ns	
t _{RMW}	Read-Modify-Write Cycle Time	126	–	150	–	ns	
t _{PC}	Fast Page Mode Cycle Time	35	–	40	–	ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	71	–	80	–	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	–	50	–	60	ns	9,14,15
t _{CAC}	Access Time from $\overline{\text{CAS}}$	–	13	–	15	ns	9,14
t _{AA}	Access Time from Column Address	–	25	–	30	ns	9,15
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	–	30	–	35	ns	9
t _{CLZ}	$\overline{\text{CAS}}$ to output in Low-Z	0	–	0	–	ns	
t _{OFF}	Output Buffer Turn-off Delay	0	13	0	15	ns	10
t _T	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t _{RP}	RAS Precharge Time	30	–	40	–	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	50	10,000	60	10,000	ns	
t _{RASP}	RAS Pulse Width (Fast Page Mode)	50	100,000	60	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	13	–	15	–	ns	
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time From $\overline{\text{CAS}}$ Precharge (Fast Page Mode)	30	–	35	–	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	50	–	60	–	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	13	10,000	15	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ -to- $\overline{\text{CAS}}$ Delay Time	18	37	20	45	ns	14
t _{RAD}	$\overline{\text{RAS}}$ -to-Column-Address Delay Time	13	25	15	30	ns	15
t _{CRP}	$\overline{\text{CAS}}$ -to-RAS Precharge Time	5	–	5	–	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time	10	–	10	–	ns	
t _{ASR}	Row Address Set up Time	0	–	0	–	ns	
t _{RAH}	Row Address Hold Time	8	–	10	–	ns	
t _{ASC}	Column Address Set up Time	0	–	0	–	ns	
t _{CAH}	Column Address Hold Time	8	–	10	–	ns	
t _{RAL}	Column-Address-to- $\overline{\text{RAS}}$ Lead Time	25	–	30	–	ns	
t _{RCS}	Read Command Set up Time	0	–	0	–	ns	
t _{RCH}	Read Command Hold Time	0	–	0	–	ns	11
t _{RRH}	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	0	–	0	–	ns	11

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC5118160CJ/CFT				UNIT	NOTES
		-50		-60			
		MIN	MAX	MIN	MAX		
t _{WCH}	Write Command Hold Time	8	–	10	–	ns	
t _{WP}	Write Command Pulse Width	8	–	10	–	ns	
t _{RWL}	Write-Command-to-RA _S Lead Time	8	–	10	–	ns	
t _{CWL}	Write-Command-to-CA _S Lead Time	8	–	10	–	ns	
t _{DS}	Data Set up Time	0	–	0	–	ns	12
t _{DH}	Data Hold Time	8	–	10	–	ns	12
t _{REF}	Refresh Period	–	16	–	16	ms	
t _{WCS}	Write Command Set up Time	0	–	0	–	ns	13
t _{CWD}	CA _S -to-WE Delay Time	36	–	40	–	ns	13
t _{RWD}	RA _S -to-WE Delay Time	73	–	85	–	ns	13
t _{AWD}	Column-Address-to-WE Delay Time	48	–	55	–	ns	13
t _{CPWD}	CA _S -Precharge-to-WE Delay Time	53	–	60	–	ns	13
t _{CSR}	CA _S Set up Time (CA _S -before-RA _S Cycle)	5	–	5	–	ns	
t _{CHR}	CA _S Hold Time (CA _S -before-RA _S Cycle)	8	–	10	–	ns	
t _{RPC}	RA _S -to-CA _S Precharge Time	5	–	5	–	ns	
t _{CPT}	CA _S Precharge Time (CA _S -before-RA _S Counter Test Cycle)	20	–	20	–	ns	
t _{ROH}	RA _S Hold Time Referenced to OE	8	–	10	–	ns	
t _{OEa}	OE Access Time	–	13	–	15	ns	9
t _{OED}	OE-to-Data Delay	13	–	15	–	ns	
t _{OLZ}	OE to Output in Low-Z	0	–	0	–	ns	
t _{OEZ}	Output Buffer Turn-off Delay Time from OE	0	13	0	15	ns	10
t _{OEh}	OE Command Hold Time	8	–	10	–	ns	
t _{ODS}	Output Disable Set up Time	0	–	0	–	ns	

CAPACITANCE (V_{CC} = 5 V ± 10%, f = 1 MHz, T_a = 0° to 70°C)


SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{I1}	Input Capacitance (A0 to A9)	–	5	pF
C _{I2}	Input Capacitance (RAS, UCAS, LCAS, WE, OE)	–	7	pF
C _O	I/O Capacitance (I/O1 to I/O16)	–	7	pF


NOTES:

1. Conditions outside the limits listed under "Absolute Maximum Rating" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Address can be changed once at most while $\overline{RAS} = V_{IL}$. In case of I_{CC4} , it can be changed once at most during a Fast Page mode cycle (t_{PC}).
6. An initial pause of 200 μs is required after power-up followed by 8 $\overline{RAS}$ -Only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{CAS}$ -before- $\overline{RAS}$ refresh cycles instead of 8 $\overline{RAS}$ -Only refresh cycles are required.
7. AC measurements assume $t_T = 5$ ns.
8. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. This is measured with a load equivalent to 2 TTL loads and 100 pF.
10. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output goes open circuit and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.
12. These parameters are referenced to $\overline{UCAS}$ or $\overline{LCAS}$ leading edge of $\overline{CAS}$ in Early Write cycles and to leading edge of $\overline{WE}$ in Read-Modify-Write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an Early Write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPWD} \geq t_{CPWD}(\min)$ (Fast Page mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met.
 $t_{RCD}(\max)$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is determined by t_{CAC} .
15. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met.
 $t_{RAD}(\max)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is determined by t_{AA} .

TIMING DIAGRAMS

READ CYCLE

Note: $D_{IN} = \text{Hi-Z}$

BYTE READ CYCLE

 Note: D_{IN} (I/O1 to I/O8) = Don't Care

 D_{IN} (I/O9 to I/O16) = Hi-Z


 D_{OUT} (I/O1 to I/O8) = Hi-Z

 (D_{IN} (I/O1 to I/O8) = Don't Care
 D_{IN} (I/O9 to I/O16) = Hi-Z
 D_{OUT} (I/O9 to I/O16) = Hi-Z)


: H or L

: Invalid Data

WRITE CYCLE (EARLY WRITE)





BYTE WRITE CYCLE (EARLY WRITE)



Note: D_{IN} (I/O1 to I/O8) = Don't Care
 D_{IN} (I/O9 to I/O16) = Don't Care
 D_{OUT} = Hi-Z


OE-CONTROLLED WRITE CYCLE




$\overline{\text{OE}}$ -CONTROLLED BYTE WRITE CYCLE

Note: D_{IN} (I/O1 to I/O8) = Don't Care
 $(D_{IN}$ (I/O9 to I/O16) = Don't Care)
 D_{OUT} = Hi-Z

▨ : H or L


READ-MODIFY-WRITE CYCLE

BYTE READ-MODIFY-WRITE CYCLE


Note: $D_{IN}(I/O1 \text{ to } I/O8) = \text{Don't Care}$
 $D_{OUT}(I/O1 \text{ to } I/O8) = \text{Hi-Z}$
 $(D_{IN}(I/O9 \text{ to } I/O16) = \text{Don't Care})$
 $(D_{OUT}(I/O9 \text{ to } I/O16) = \text{Hi-Z})$

■ : H or L
 ■ : Invalid Data

FAST PAGE MODE READ CYCLE




FAST PAGE MODE BYTE READ CYCLE




Note: D_{IN} (I/O1 to I/O8) = Don't Care
 D_{OUT} (I/O1 to I/O8) = Hi-Z
 $(D_{IN}$ (I/O9 to I/O16) = Don't Care)
 $(D_{OUT}$ (I/O9 to I/O16) = Hi-Z)

▨ : H or L
 ▩ : Invalid Data

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE BYTE WRITE CYCLE (EARLY WRITE)




Note: D_{IN} (I/O1 to I/O8) = Don't Care
 D_{IN} (I/O9 to I/O16) = Don't Care
 D_{OUT} = Hi-Z

▨ : H or L






FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE




Note: D_{IN} (I/O1 to I/O8) = Don't Care
 D_{OUT} (I/O1 to I/O8) = Hi-Z
 D_{IN} (I/O9 to I/O16) = Don't Care
 D_{OUT} (I/O9 to I/O16) = Hi-Z

▨ : H or L
 ▩ : Invalid Data

RAS-ONLY REFRESH CYCLECAS-BEFORE-RAS REFRESH CYCLE

HIDDEN REFRESH CYCLE (READ)


HIDDEN REFRESH CYCLE (WRITE)




Note: D_{OUT} = Hi-Z


▨ : H or L

CAS-BEFORE-RAS REFRESH-COUNTER TEST READ CYCLE




CAS-BEFORE-RAS REFRESH-COUNTER TEST WRITE CYCLE



CAS-BEFORE-RAS REFRESH-COUNTER TEST READ-MODIFY-WRITE CYCLE

OUTLINE DRAWING (SOJ42-P-400-1.27)

Unit: mm



OUTLINE DRAWING (TSOPII 50/44-P-400-0.80)

Unit: mm

